

GCE

Electronics

Unit **F612**: Signal Processors

Advanced Subsidiary GCE

Mark Scheme for June 2017

OCR (Oxford Cambridge and RSA) is a leading UK awarding body, providing a wide range of qualifications to meet the needs of candidates of all ages and abilities. OCR qualifications include AS/A Levels, Diplomas, GCSEs, Cambridge Nationals, Cambridge Technicals, Functional Skills, Key Skills, Entry Level qualifications, NVQs and vocational qualifications in areas such as IT, business, languages, teaching/training, administration and secretarial skills.

It is also responsible for developing new specifications to meet national requirements and the needs of students and teachers. OCR is a not-for-profit organisation; any surplus made is invested back into the establishment to help towards the development of qualifications and support, which keep pace with the changing needs of today's society.

This mark scheme is published as an aid to teachers and students, to indicate the requirements of the examination. It shows the basis on which marks were awarded by examiners. It does not indicate the details of the discussions which took place at an examiners' meeting before marking commenced.










All examiners are instructed that alternative correct answers and unexpected approaches in candidates' scripts must be given marks that fairly reflect the relevant knowledge and skills demonstrated.


Mark schemes should be read in conjunction with the published question papers and the report on the examination.

OCR will not enter into any discussion or correspondence in connection with this mark scheme.

© OCR 2017

Annotations

1		31	BOD	Benefit of doubt
2		21	Cross	Cross
3		241	ECF	Error carried forward
4		191	NBOD	Benefit of doubt not given
5		1841	Not Relevant	Expandable vertical wavy line
6		271	REP	Repeat
7		201	TV	Too vague
8		11	Tick	Tick
9		1741	ZERO	Zero (big)
10				
11				
12				
13				
14				

Question			Answer				Marks	Guidance
1	a	i	\bar{S}	\bar{R}	Q	\bar{Q}	3	Q and \bar{Q} opposite states in first two rows [1] correct inputs for first two rows [1] correct inputs for third row [1]
			0	1	1	0		
			1	0	0	1		
			1	1	no change	no change		
		ii	B	A	Q	2	all four input combinations (any order) [1] correct output column [1]	
0	0	1						
0	1	1						
1	0	1						
		iii					3	correct NAND gate symbols [1] output of each gate provides one input of the other [1] correct labelling of inputs and outputs [1] accept NAND gate as inverter from Q
b	D same as Q when clock/enable is high for a latch; Q becomes same as D when clock rises (from 0 to 1) for a flip-flop;				1	1		

Question			Answer	Marks	Guidance
2	a	i	use of $f_0 = \frac{1}{2\pi RC}$; $f_0 = 41 \text{ Hz}$;	1 1	correct substitution of values with powers of ten no mark for numerical answer alone.
		ii		1 1	gain of 1 above 40 Hz gain drops at 45 degrees below break frequency
		iii	<ul style="list-style-type: none"> impedance of capacitor falls with increasing frequency / impedance of capacitor is $1/2\pi fC$ resistor-capacitor network acts as a voltage divider; above 40 Hz, resistor (constant) is dominant below 40 Hz, capacitor is dominant 	3	any three points: wtte wtte
	b	i	1(.00)	1	
		ii	op-amp has very large (open-loop) gain; negative feedback keeps T and U at same voltage;	1 1	
	c		power / current amplifier; to drive speaker; tone control to remove bass/low frequencies;	1 1 1	

Question			Answer	Marks	Guidance
3	a	i	<p>The diagram shows four signals over time: S, R, CK, and Q. S starts high and goes low at the first clock edge. R starts low and goes high at the second clock edge. CK is a periodic square wave. Q starts high, goes low at the first clock edge, goes high at the second, goes low at the third, and goes high at the fourth.</p>	1 1 1	Q high when S is high Q low when R is high Q changes on rising edges of CK when SR = 00
		ii	<p>D is opposite of Q / D= Not Q D transfers to Q only on rising-edge of CK; Q changes state on each clock pulse</p>	1 1 1	
	b	i	square wave / train of rising edges / alternates between 1 and 0; with a frequency of 2 Hz / period of 0.5s	1 1	no marks for naming the device e.g. oscillator, astable
		ii	(binary to seven segment) decoder	1	
		iii	<p>sequence starts with 1; because P going high sets A and resets B and C; then 2,3,4 and 5; incrementing every 0.5s sequence 1 – 5 repeats continuously</p>	1 1 1 1 1	

Question		Answer	Marks	Guidance									
4	a	<table border="1"> <thead> <tr> <th>switches pressed</th> <th>binary</th> <th>hexadecimal</th> </tr> </thead> <tbody> <tr> <td>none</td> <td>11101000</td> <td>E8</td> </tr> <tr> <td>both</td> <td>11110000</td> <td>F0</td> </tr> </tbody> </table>	switches pressed	binary	hexadecimal	none	11101000	E8	both	11110000	F0	<p>1</p> <p>1</p>	
		switches pressed	binary	hexadecimal									
		none	11101000	E8									
both	11110000	F0											
b	<pre> graph TD start([start]) --> input[/let En=input/] input --> decision{En = F8} decision -- yes --> a((a)) decision -- no --> b((b)) b --> input </pre>	<p>1</p> <p>1</p> <p>1</p> <p>1</p>	<p>start box</p> <p>input box</p> <p>decision box</p> <p>a and b consistent with yes and no</p> <p>n can be any integer</p>										
c	<p>waits for 8 s;</p> <p>loads (0000)1010 / equivalent of decimal ten into S1</p> <p>repeats last two steps if switch B is being pressed;</p> <p>LEDs display counts down in binary from ten;</p> <p>changing at intervals of 50 ms;</p> <p>if B is pressed, program stops (and display freezes);</p> <p>otherwise passes control to d when LEDs display zero;</p>	<p>1</p> <p>1</p> <p>1</p> <p>1</p> <p>1</p> <p>1</p> <p>1</p>											
d	<pre> graph TD d((d)) --> E0F[let En=0F] E0F --> E1F[let Em=1F] E1F --> loop subgraph loop Eout[let output=En] --> P2[pause 2] P2 --> Eout Eout --> Eout2[let output=Em] Eout2 --> P2_2[pause 2] P2_2 --> Eout2 end </pre>	<p>1</p> <p>1</p> <p>1</p> <p>1</p> <p>1</p>	<p>m and n are any two different integers</p> <p>continuous loop alternating states of output port with a period of 4 ms</p> <p>keeping LEDs on</p> <p>turning MOSFET on and off</p> <p>correct syntax, symbols and arrows</p>										

Question		Answer	Marks	Guidance
5	a		<p>1</p> <p>1</p> <p>1</p> <p>1</p> <p>1</p> <p>1</p> <p>1</p> <p>1</p>	<p>both 0 V labels / earth symbols</p> <p>all resistors between 100 Ω and 10 MΩ</p> <p>correct circuit for treble cut filter with $RC = 8.0 \times 10^{-6}$ s</p> <p>correct circuit for bass cut filter connected in series with $RC = 8.0 \times 10^{-3}$ s</p> <p>use of $f_0 = \frac{1}{2RC}$ to justify values</p> <p>overall gain 9 at 2 kHz</p>
	b i		<p>1</p> <p>1</p> <p>1</p> <p>1</p>	<p>correct circuit</p> <p>input impedance of 47 kΩ</p> <p>gain of +100</p> <p>use of $G = 1 + \frac{R_f}{R_i}$ to justify values</p>
	ii		<p>1</p> <p>1</p> <p>1</p>	<p>correct symbol</p> <p>connected between output of op-amp and 0 V</p> <p>wiper labelled as output</p>

		c	output and next input impedances form a potential divider some signal lost across output impedance most signal from one block gets into the next if the ratio is at least 10:1	1 1 1	wtte

Question		Answer	Marks	Guidance
6	a	set of terminals/pins; which can be used to input binary words to the system;	1 1	
	b	holds a binary word ; which can be: <ul style="list-style-type: none"> • processed during program • placed on output port / read from input port • for an address • for a program instruction 	1 2	any two from
	c	translates / compiles program; from flowchart / verbal / high level language into hexadecimal / binary; and downloads into microcontroller;	1 1 1 1	
	d	creates a binary word / number / code representing the voltage of a signal;	1 1	not converts analogue to digital
	e	(set of) instructions in memory of microcontroller; which fix its behaviour;	1 1 1	wtte

APPENDIX 1**Quality of Written Communication**

3	The candidate expresses complex ideas extremely clearly and fluently. Sentences and paragraphs follow on from one another smoothly and logically. Arguments are consistently relevant and well structured. There will be few, if any, errors of grammar, punctuation and spelling.
2	The candidate expresses straightforward ideas clearly, if not always fluently. Sentences and paragraphs may not always be well connected. Arguments may sometimes stray from the point or be weakly presented. There may be some errors of grammar, punctuation and spelling, but not such as to suggest a weakness in these areas.
1	The candidate expresses simple ideas clearly, but may be imprecise and awkward in dealing with complex or subtle concepts. Arguments may be of doubtful relevance or obscurely presented. Errors in grammar, punctuation and spelling may be noticeable and intrusive, suggesting weaknesses in these areas.
0	The language has no rewardable features.

OCR (Oxford Cambridge and RSA Examinations)
1 Hills Road
Cambridge
CB1 2EU

OCR Customer Contact Centre

Education and Learning

Telephone: 01223 553998

Facsimile: 01223 552627

Email: general.qualifications@ocr.org.uk

www.ocr.org.uk

For staff training purposes and as part of our quality assurance programme your call may be recorded or monitored

Oxford Cambridge and RSA Examinations
is a Company Limited by Guarantee
Registered in England
Registered Office; 1 Hills Road, Cambridge, CB1 2EU
Registered Company Number: 3484466
OCR is an exempt Charity

OCR (Oxford Cambridge and RSA Examinations)
Head office
Telephone: 01223 552552
Facsimile: 01223 552553

© OCR 2017

